+91 9791938249 praveen@nexgenproject.com
  • Facebook
  • Facebook
Nexgen Technology
  • Home
  • What We Do
    • About Us
    • Gallery
  • Services
    • IEEE Projets
    • Journal Publish
    • Phd Research
    • Software Development
  • Ph.D. Guidance
  • Training
    • Internship
    • Inplant
    • Software
  • IEEE Projects
    • 2023
      • JAVA
      • Python Projects
      • Machine Learning
      • Artificial Intelligence
      • Deep Learning
      • Image Processing
      • Cyber Security
      • Blcok Chain
      • Big Data
    • 2022
      • JAVA
      • BigData
      • IOT
      • DEEP LEARNING
      • MACHINE LEARNING
      • Embedded Systems
      • Power Electronics
  • Contact Us
Select Page

ENFIRE: A Spatio-Temporal Fine-GrainedReconfigurable Hardware

by nexgentech | Oct 23, 2017 | ieee project

ENFIRE: A Spatio-Temporal Fine-GrainedReconfigurable Hardware Abstract: Field programmable gate arrays (FPGAs) are well-established as fine-grained reconfigurable computing platforms. However, FPGAs demonstrate poor scalability in advanced technology nodes due to the...

RoBA Multiplier: A Rounding-Based ApproximateMultiplier for High-Speed yet Energy-EfficientDigital Signal Processing

by nexgentech | Oct 23, 2017 | ieee project

RoBA Multiplier: A Rounding-Based ApproximateMultiplier for High-Speed yet Energy-EfficientDigital Signal Processing Abstract: In this paper, we propose an approximate multiplier that is high speed yet energy efficient. The approach is to round the operands to the...

A Dual-Clock VLSI Design of H.265 SampleAdaptive Offset Estimation for8k Ultra-HD TV Encoding

by nexgentech | Oct 23, 2017 | ieee project

A Dual-Clock VLSI Design of H.265 SampleAdaptive Offset Estimation for8k Ultra-HD TV Encoding Abstract: Sample adaptive offset (SAO) is a newly introduced in-loop filtering component in H.265/High Efficiency Video Coding (HEVC). While SAO contributes to a notable...

VLSI Design of 64bit × 64bit High Performance Multiplier with Redundant Binary Encoding

by nexgentech | Oct 23, 2017 | ieee project

VLSI Design of 64bit × 64bit High Performance Multiplier with Redundant Binary Encoding Abstract: For multiplier dominated applications such as digital signal processing, wireless communications, and computer applications, high speed multiplier designs has always been...

Temporarily Fine-Grained Sleep Technique forNear- and Subthreshold Parallel Architectures

by nexgentech | Oct 23, 2017 | ieee project

Temporarily Fine-Grained Sleep Technique forNear- and Subthreshold Parallel Architectures Abstract: This paper presents a design approach forimproving energy-efficiency and throughput of parallel architectures in near- and subthreshold voltage circuits. The focusis to...

A CROSS TENANT ACCESS CONTROL (CTAC) MODEL FOR CLOUD COMPUTING: FORMAL SPECIFICATION AND VERIFICATION

by nexgentech | Oct 23, 2017 | ieee project

ABSTRACT Sharing of resources on the cloud can be achievedon a large scale since it is cost effective and location independent.Despite the hype surrounding cloud computing, organizations arestill reluctant to deploy their businesses in the cloud computingenvironment...
« Older Entries
Next Entries »

Recent Post

  • IEEE Projects Nexgen Technology
  • Designing and evaluating hybrid storage for high performance cloud computing
  • Security and QoS Guarantee-based Resource Allocation within Cloud Computing Environment
  • Ensemble learning methods for power system cyber-attack detection
  • Impacts of Public Transportation Fare Reduction Policy on Urban Public Transport Sharing Rate Based on Big Data Analysis

Project Categories

  • ieee project
  • Real Time Projects Video’s
  • Workshop

Address

No:2, 3rd Cross, sarathi nagar,
opposite to balaji theatre ,
Pondicherry – 605008.

Email :  nexgentech@gmail.com
praveen@nexgenproject.com

Cell : +91 9791938249

Quick Links

  • IEEE Projects
  • Ph.D. Assistance Thesis writing services Research Guidance
  • Internship Training
  • JOURNAL PUBLISHING
  • RESEARCH AREA PUBLICATION
  • PhD Assistance in India
  • PhD Dissertation Help in India
  • PHD THESIS WRITING SERVICES IN INDIA
  • PhD Research Paper Writing in India

Get Location

  • Facebook
Copyrights © Nexgen Technlology . All Rights Reserved. Designed byArudhra Innovations .